Vol. 1, Issue 3, pp.778-785

# Design and Implementation of Built-in-Self Test and Repair

P.Ravinder\*, N.Uma Rani\*\*

\* (Guru Nanak Institute of Technology, E.C.E Dept., Hyderabad, India) \*\* (Guru Nanak Institute of Technology, Prof & Head, E.C.E Dept., Hyderabad, India)

# ABSTRACT

Survey of ITRS in 2001, the System-on-Chips (SoCs) are moving from logic dominant chips to memory dominant chips in order to deal with today's and future application requirements. The dominating logic (about 64% in 1999) is changing to dominating memory (approaching 90% by 2011). These shrinking technologies give rise to new defects and new fault models have to be defined to detect and eliminate these new defects. These new fault models are used to develop new high coverage test and diagnostic algorithms. The greater the fault detection and localization coverage, the higher the repair efficiency, hence higher the obtained yield. Memory repair is the necessary, since just detecting the faults is no longer sufficient for SoCs, hence both diagnosis and repair algorithms are required. March SS algorithm is a newly developed test algorithm that deal with detecting some recently developed static and dynamic fault models. A new microcoded BIST architecture is presented here which is capable of employing these new test algorithms. A word-oriented BISR array is used to detect the faulty memory locations and repair those faulty memory locations. As indicated by the BIST controller . The MBISR logic used here can function in two modes. Mode 1: Test & Repair Mode, Mode 2: Normal Mode. The BISR Control Circuitry consists of Clock Generator, Instruction Pointer, Microcode Instruction storage unit, Instruction Register. The Test Collar circuitry consists of Address Generator, RW Control and Data Control, Redundancy Logic array, Input multiplexer, Output multiplexer and Memory.

*Keywords* - Built-In Self Repair (BISR), Built-In Self Test (BIST), Defect-Per Million (DPM), Memory Built-In Self Repair (MBISR), Memory Built-in Self Test (MBIST) and Microcoded MBIST.

### I. INTRODUCTION

As embedded memory area of System- on-chip (SoC) is increasing in exponentially and memory density also increasing, problem of faults is growing exponentially. Newer test algorithms are developed for detecting these new faults. These new March algorithms have much more number of operations than the March algorithms existing earlier. An architecture implementing these new algorithms is presented here. This is illustrated by implementing the newly defined March SS algorithm. According to the 2001 ITRS, today's embedded dominating memory area of System- on- Chips (SoCs) are increasing .The dominating logic (about 64% in 1999) is changing to dominating memory (approaching 90% by 2011 and 94% by 2014) as shown in Fig.1 below.



Fig. 1: The future of Embedded Memory

The new trends in memory testing will be driven by the following fault models,

**Fault modeling**: This fault models should be established in order to deal with the new defects introduced by current and future technologies.

**Test algorithms**: Optimal test/diagnosis algorithms to guarantee high defect coverage for the new memory technologies and reduce the DPM level.

**BIST**: It is uses at high speed testing for detect the faults in embedded memory .This only solution that allows atspeed testing for embedded memories.

#### Fig.2: Block Diagram of BISR

**BISR**: Combining BIST with efficient and low cost repair schemes in order to improve the yield and system reliability as well.

March SS [5] and March RAW [3] are examples of two such newly developed test algorithms that deal with detecting some recently developed static and dynamic fault models. A new microcoded BIST architecture is presented here which is capable of employing these new test algorithms. A word-oriented BISR array is used to repair the faulty memory locations as indicated by the BIST controller. The interface of repair array with BIST controller and Memory under test is shown in Fig. 2.



Fig.2: Block Diagram of BISR

# **II.ARCHITECTURE OF BISR**

The architecture of BISR which have been developed to implement earlier tests like March C- may not be able to easily implement these newer test algorithms. The reason is that most of the newly developed algorithms have up to six or seven (or even more) number of test operations per test element. For example test elements M1 through M4 of March SS algorithm have five test operations per element. This is in contrast with some of the algorithms developed earlier like March B, MATS+, March C which only had up to two operations per March element. Thus some of the recently developed architectures [6] older algorithms can only implement up to two march operations per march element, rendering them incapable of easily implementing the new test algorithms.

March algorithms can be successfully implemented and applied using this architecture. This has been illustrated in the present work by implementing March SS algorithm. The same hardware has also been used to implement other new March algorithms. This requires just changing the Instruction storage unit, or the instruction codes and sequence inside the instruction storage unit. The instruction storage unit is used to store predetermined test pattern. The architecture of the micro based built in self test and repair is shown In the Fig.3 below,



Fig.3: Architecture of Built in Self Test and Repair

The block diagram of the BIST controller architecture together with fault diagnosis interface through input MUX shown in above Fig.3.

It consists of the Instruction Pointer, Instruction storage, Instruction register, AddrGen, DataGen, DataGen, RWControl, Input multiplexer, memory, redundant logic array, output multiplexer, fault diagnosis, SMC controller.

**Instruction Pointer** is used to point the which instruction we have to fetch from the instruction storage. It works for every rising edge of the Clk depending on the enabling signals and Rst values. If Rst is active low InstAddr is reset to zero.

**Instruction Storage** is used to store the instructions. 22 instructions are used to find the faults in the memory. These instructions are stored in the instruction register. If Rst is active high, for every rising edge of the Clk if InstEna is active high one instruction will be fetched from the memory from the location instruction address pointed by instruction pointer.

**Instruction Register** is used to store the instruction which is coming out from the instruction storage. The instruction is decoded and given as input to the required modules. It is a 7-bit register. If Rst is active low instruction register value is reset to zero .If Rst is active high and for every rising edge of the Clk, if IREna is active high instruction is stored in the instruction register and decoded.

AddrGen is used to generate the address. If Rst is active low, address will be reset to zero, otherwise for every rising edge of the Clk, if AddrEna is active high address will be incremented or decremented according to the input signals.

**DataGen** is used to generate the data, which is given as input to the memory.. If Rst is active low, data will be reset to zero, otherwise for every rising edge of the Clk, if DataEna is active high data will be according to the input signals.

**RWControl** is used to generate the RdEna and WrEna signals, which are given as inputs to the memory.. If Rst is active low, then RdEna and WrEna signals will be reset to zero, otherwise for every rising edge of the Clk, if RWEna is active high then RdEna and WrEna signals will be set according to the input signals.

**Input Multiplexer** is used to select one group of signals depending on whether it is working in Normal/Test mode. Multiplexer output is given as input to the memory.

Vol. 1, Issue 3, pp.778-785

**Memory** is used as a unit under test. If MemEna,WrEna both are active high and RdEna is active low, the data is written into the memory location specified on the address signal. If MemEna, RdEna both are active high and WrEna is active low, the data is from the memory location specified on the address signal.

**Fault Diagnosis** is used to compare the expected data with the original data. If any change is there, it gives that location address and actual data as input to the Redundant Logic Array.

**Redundant Logic Array** acts as the redundant memory. In this we will store the memory faulty locations address and data. In normal mode it compares normal input address with the existing faulty locations, if it matches it uses redundant logic memory for read and write operations. If it doesn't match it will use the original memory for read and write operations.

**Output multiplexer** is used to select one value from the Redundant memory and Memory depending whether it is faulty or not.

## III. SPECIFICATION OF MICROCODE INSTRUCTION

The proposed architecture has the ability to execute algorithms with unlimited number of operations per March element. Thus almost all of the recently developed March algorithms can be successfully implemented and applied using this architecture. This has been illustrated in the present work by implementing March SS algorithm. The same hardware has also been used to implement other new March algorithms. This requires just changing the Instruction storage unit, or the instruction codes and sequence inside the instruction storage unit. The instruction storage unit is used to store predetermined test pattern.

The microcode is a binary code that consists of a fixed number of bits, each bit specifying a particular data or operation value. As there is no standard in developing a microcode MBIST instruction, the microcode instruction fields can be structured by the designer depending on the test pattern algorithm to be used. The microcode instruction developed in this work is coded to denote one operation in a single micro word. Thus a five operation March element is made up by five micro-code words. The format of 7-bit microcode MBIST instruction word is as shown in Table 1.

Table 1: Format of Microcode Instruction word

#1	#2	#3	#4	#5	#6	#7				
Valid	Fo	Io	Lo	I/D	R/W	Data				
	V	V	V	40						
	Fo	Io	Lo		Descriptio	on				
	0	0	0	A single operation element						
	1	0	0	First operation of a Multi-operation element In-between Operation of a Multi- operation element						
	0	1	0							
	0	0	1	Last Operation of a Multi-operation element						

Its various fields are explained as follows: Bit #1 (=1) indicates a valid microcode instruction, otherwise, it indicates the end of test for BIST Controller. Bits #2, #3 and #4 are used to specify first operation, in-between operation and last operation of a multi-operation March element, interpreted as shown in Table 1.

Bit #5 (=1) notifies that the memory under test (MUT) is to be addressed in decreasing order; else it is accessed in increasing order. Bit #6 (=1) indicates that the test pattern data is to be written into the MUT; else, it is retrieved from the memory under test. Bit #7 (=1) signifies that a byte of 1s is to be generated (written to MUT or expected to be read out from the MUT); else byte containing all zeroes are generated.

The instruction word is so designed so that it can accommodate any existing or future March algorithm. The contents of Instruction storage unit for March SS algorithm are shown in Table 2.

	#I Valid	#2 Fo	#3 10	#4 Lo	#5 I/D (0/1)	#6 R/W (0/1)	#7 Data (0/1)
M0: χ W0	1	0	0	0	0	1	0
M1: †{ R0	1	1	0	0	0	0	0
RO	1	0	1	0	0	0	0
WO	1	0	1	0	0	1	0
RI	1	0	1	0	0	0	0
W1}	1	0	0	1	0	1	1
M2: ↑ {R1	1	1	0	0	0	0	1
RI	1	0	1	0	0	0	1
WI	1	0	1	0	0	1	1
RI	1	0	1	0	0	0	1
W0	1	0	0	1	0	1	0
M3: 1 (R0	1	1	0	0	1	0	0
RO	1	0	1	0	1	0	0
WO	1	0	1	0	1	1	0
RO	1	0	1	0	1	0	0
W1}	1	0	0	1	1	1	1
M4: 1{ R1	1	1	0	0	1	0	1
RI	I	0	1	0	1	0	1
WI	1	0	1	0	1	1	1
RI	1	0	1	0	1	0	1
W0}	I	0	0	I	1	I	0
M5: xR0	1	0	0	0	1	0	0
	0	X	X	X	X	X	X

Table 2: March SS Algorithm

The first march element M0 is a single operation element, which writes zero to all memory cells in any order, whereas the second march element M1 is a multioperation element, which consists of five operations: i) R0, ii) R0, iii) W0, iv) R1 and v) W1. MUT is addressed in increasing order as each of these five operations is

performed on each memory location before moving on to the next location

#### **IV. WORD REDUNDANCY MBISR**

The BISR mechanism used here [17] employs an array of redundant words placed in parallel with the memory. These redundant words are used in place of faulty words in memory. For successful interfacing with already existing BIST solutions as shown in Fig. 2. The following interface signals are taken from the MBIST logic:

1) A fault pulse indicating a faulty location address

2) Fault address

3) Expected data or correct data that is compared with the results of Memory under test.

The MBISR logic used here can function in two modes.

#### A) Mode 1: Test & Repair Mode

In this mode the input multiplexer connects test collar input for memory under test as generated by the BIST controller circuitry. As faulty memory locations are detected by the fault diagnosis module of BIST Controller, the redundancy array is programmed. A redundancy word is as shown in Fig 4.



Fig.4: Redundancy Word Line

The fault pulse acts as an activation signal for programming the array. The redundancy word is divided into three fields. The FA (fault asserted) indicates that a fault has been detected. The address field of a word contains the faulty address, here as the data field is programmed to contain the correct data which is compared with the memory output.

The IE and OE signals respectively act as control signals for writing into and reading from the data field of the redundant word. An overflow signal indicates that memory can no longer be repaired if all the redundancy words have been programmed. The complete logic of programming of memory array is shown in Fig.5 below,



Fig.5: Flowchart of Redundancy Array

#### B) Mode2: Normal

During the normal mode each incoming address is compared with the address field of programmed redundant words. If there is a match, the data field of the redundant word is used along with the faulty memory location for reading and writing data. The output multiplexer of Redundant Array Logic then ensures that in case of a match, the redundant word data field is selected over the data read out (= 0) of the faulty location in case of a read signal. This can be easily understood by the redundancy word.



Fig.6: Repair module

The above Fig .6, shows the repair module including the redundancy array and output multiplexer and its interfacing with the existing BIST module.

#### **V. SIMULATION RESULTS**

The block diagram of top module is shown in Fig.7 below,

Vol. 1, Issue 3, pp.778-785



Fig.7: Block Diagram of Top Module A) **Top Module Waveform** : Test & Repair Mode

Execution of 1<sup>st</sup> instruction for all locations i.e W0. So Mem value is Zeros.

			180.0	
1000 ns		160	180	
CIK	0			
🗉 駴 IPtr[4:0]	51100	5'h00		X 5'h01 X
<b>W</b> rEna	1			
📶 RdEna	0			
👬 Data Out	0			
川 Datain	0			
🗉 😽 ModeType	2ħ1		2'h1	
🖽 🊮 Inst[6:0]	7ħ42	7'h42		X 7'h60 X
🖽 🚮 Address(3:0)	4'hF	'h <mark>X 4'h2 X 4'h1 X</mark>	4'h0 X	4'hF
🗉 🚮 (Mem(0:21)	{7'h42	{7'h42 7'h60 7'h50 7'h52 7	h50 7h4B 7h61 7151	7'h53 7'h51 7'h4A 7'h64
🖬 😽 Mem(0:15)	16ħ0000	🗙 тећхоох 🗴 тећхоох 🗶 г	16'h000x X	16'h0000
🖽 駴 Addr[3:0]	4ħF	"1) 4'h2 X 4'h1 X	4'h0 X	4'hF
🗉 😽 NS[1:0]	2h1		2'h1	
🖬 😽 PS[1:0]	2h1		2'h1	
Addrin[3:0]	4ħ2	4'hE V 4'hE V 4'h0	V Albit V	4/b2 V 4/b3

Fig.8:Simulation Waveform of Execution of 1<sup>st</sup> Instruction

### Top Module Waveform:

Execution of  $2^{nd}$ -6th instructions for all locations i.e R0R0W0R0W1. So Mem value is all one's.(FFFF).

Now: 4000 ns			980				1000				1019.5		
CIK	1												
🖬 🚮 (Ptr(4:0)	5'h09	nØ	5'n05	X	5'h06	X	5'h07	X	5'h08	X	5 <b>%</b> 09	X	5'h0A
👬 WrEna	1												
🕕 RdEna	0												
👬 DataOut	1												
川 Datain	ा												
🖬 😽 ModeType	2'h1												
🖬 🚮 Inst(6:0)	7'h51	n\$(	7'h4B	χ	7'h61	χ	7'h51	Χ	7'h53	X	7161	Х	7h4A
🖪 🚮 Address[3:0]	4'hF		4	in0		X				4'hF			
🖬 🚮 (Mem(0:21)	{7ħ42	(	(7'h4	2 7 h 6	0 7'h50 7'h	52 71	50 7'h4	8 7'h6	1 7'h61 7'	h53 74	151 7 h4A	7'h64	
🖬 🚮 Mem(0:15)	16'hFFFF	1	6'h7FFF	X					16'hFFFF				
🖬 🕅 Addr(3:0)	4'hF	1	4	1n0		χ				4'hF			
🖬 🚮 NS[1:0]	2'h1	1						21h1					
🗖 😽 PS[1:0]	2'h1							2'h1					
🗉 🚮 Addrin(3:0)	4'h5	41	ht X	4'h2	X	th3	X	4'h4	X	4 h5	X	4'h6	X 4hi

Fig.9: Simulation Waveform of Execution of 2<sup>nd</sup>-6th Instruction

#### Top Module Waveform:

Execution of 7<sup>th</sup>-11th instructions for all locations i.e R1R1W1R1W0. So Mem value is all one's.(16'h0000).



Fig.10: Simulation Waveform of Execution of 7<sup>th</sup>-11th Instruction

#### Top Module Waveform:

Execution of 12<sup>th</sup>-16th instructions for all locations i.e R0R0W0R0W1. So Mem value is all one's.(16'hFFFF).



Fig.11: Simulation Waveform of Execution of 12<sup>th</sup>-16th Instruction

Top Module Waveform:

Execution of 17<sup>th</sup>-21st instructions for all locations i.e R1R1W1R1W0. So Mem value is all one's.(16'h0000).

Vol. 1, Issue 3, pp.778-785

Now		3409.3							
4000 ns		3400 3420							
o Cik	1	و کا بی کا بی کا زیر کا بی کا بی ک							
🗉 💓 IPtr[4:0]	5'h15	5h15 5h15							
👬 WrEna	0								
👬 RdEna	1								
👬 DataOut	0								
川 Datain	0								
🖬 😽 ModeType	2'h1	2m1							
🖪 🚮 Inst(6:0)	7'h44	7'h48 7'h44							
🖬 🚮 Address[3:0]	4'h1	4hF X 4h0 X 4h1 X 4h2 X 4h3 X							
🖬 🚮 (Mem(0:21)	{7'h42	{7'h42 7'h60 7'h50 7'h52 7'h50 7'h4B 7'h61 7'h51 7'h53 7'h51 7'h4A 7'h64							
🖬 😽 Mem(0:15)	16'h0000	h00X 16h0000							
🖪 💓 Addr[3:0]	4'h1	4hF X 4h0 X 4h1 X 4h2 X 4h3 X							
🖬 🚮 NS[1:0]	2'h1	2'h1							
🛚 😽 PS[1:0]	2'h1	i i na seconda e contra de la contra de							
🖪 🚮 Addrin[3:0]	4'h4	4h2 X 4h3 X 4h4 X 4h5 X 4h6 X 4h7							

Fig.12: Simulation Waveform of Execution of 17<sup>th</sup>-21st Instruction

#### Top Module Waveform:

Execution of 22nd instruction for all locations i.e R0. So MemOut value is Zero.

Moute											3515	5.9
4000 ns		3460		34	80			3500				3
Cik	1											
IPtr[4:0]	5'h15					5'h15						
🚛 WrEna	0											
👬 RdEna	0											
👬 DataOut	0											
川 Dataln	1											
🖬 😽 ModeType	2'h2								X			
🖿 🚮 Inst(6:0)	7'h44					7'h44						
🖬 🚮 Address[3:0]	4'hB	4716 X	4'h7	X 4	h8 X	4'h9	X	4ħA	X	1	4'hB	
🖽 🚮 (Mem(0:21)	{7'h42		7h42.7h	160 71160 71	152 7 h 60 1	7148 7 h	61 7 <b>h</b> 61	7h5371	151 7'h4.	A 7'h6	4	
🗖 😽 Mem(0:15)	16ħ0000					16'h000	0					
🖬 😹 Addr[3:0]	4'hF	4116 X	4'h7	X 4	h8 X	4'h9	X	4hA	X 4'h	X	4 hl	
🖽 🚮 NS[1:0]	2'h2				2'h1				X		2 <b>'</b> h2	
🖬 🚮 PS[1:0]	2'h2				2'h1				X		2'h2	
🖽 😽 Addrin[3:0]	4'hF	X 4'hA	X	4'n8	4 nC	X	4'hD	X	4'hE	X	4 hi	
👬 MemOut	0											
MuxOut	0											
											_	

Fig.13: Simulation wave form of Execution of 22<sup>nd</sup> Instruction for all Locations
B) Top Module Waveform: Normal Mode

If WrEna = 1 it writes the dataIn value in the memory (Mem, Redundant Mem depending on the Fault value) location AddrIn.

If RdEna = 1 it reads the value from memory (Mem, Redundant Mem depending on the Fault value) form the location AddrIn.



Fig.14 :Top Module Waveform of Normal Mode

### VI. SYNTHESIS REPORT

Synthesis Options Summary

Source Parameters

Input File Name	: "TopModule.prj"
Input Format	: mixed
Ignore Synthesis Cons	traint File : NO

Target Parameters

Output File Name	: "TopModule"
Output Format	: NGC
Target Device	: xc3s100e-5-tq144

Device utilization summary:

Selected Device : 3s100etq144-5

129 out of	960	13%
107 out of	1920	) 5%
241 out of	1920	) 12%
13		
13 out of	108	12%
1 out of	24	4%
	129 out of 107 out of 241 out of 13 13 out of 1 out of	129 out of 960 107 out of 1920 241 out of 1920 13 13 out of 108 1 out of 24

Timing Summary:

Speed Grade: -5

Minimum period: 5.531ns (Maximum Frequency: 180.794MHz)

Minimum input arrival time before clock: 11.862ns Maximum output required time after clock: 5.554ns Maximum combinational path delay: No path found Timing constraint: Default period analysis for Clock 'Clk' Clock period: 5.531ns (frequency: 180.794MHz)

Vol. 1, Issue 3, pp.778-785

### RTL Schematic for Top Module:



Fig.15: RTL Schematic for Top Module

Place and Route Reports:



Fig.16: Place and Route Report

Floor Plan Design:



Fig.17: Floor Plan Design

### **VII**. CONCLUSION

The simulation results have shown that the micro-coded BISR architecture is successfully able to implement new test algorithms. Implementation of a single test operation in one micro word ensures that any future test algorithms with any number of test operations per test element are successfully implemented using the current BISR architecture.

Moreover, it provides a flexible approach as any new march algorithm, other than March SS can also be implemented using the same BIST hardware by changing the instructions in the microcode storage unit, without the need to redesign the entire circuitry.

The Synthesis Report, Map Report, RTL Schematics, Floor Plan Design are generated using Xilinx 9.1i. The simulation results are generated and verified.

#### ACKNOWLEDGEMENT

I would like to articulate my profound gratitude and indebtedness to Assoc. Prof. N. Uma rani, Asst. Prof Naga kishore, for guiding and encouraging me in all aspects.

I wish to extend my sincere thanks to Assoc. Prof. N. Uma rani for giving support.

#### REFERENCES

[1] International SEMATECH, "International Technology Roadmap for Semiconductors (ITRS): Edition 2001"

[2] S. Hamdioui, G.N. Gaydadjiev, A.J. van de Goor, "State-of-art and Future Trends in Testing Embedded Memories", *International Workshop on Memory Technology, Design and Testing (MTDT'04)*, 2004.

[3] S. Hamdioui, Z. Al-Ars, A.J. van de Goor, "Testing Static and Dynamic Faults in Random Access Memories", *In Proc. of IEEE VLSI Test Symposium*, pp. 395-400, 2002.

[4] S. Hamdioui, et. al, "Importance of Dynamic Faults for New SRAM Technologies", *In IEEE Proc. Of European Test Workshop*, pp. 29-34, 2003.

[5] S. Hamdioui, A.J. van de Goor and M. Rodgers, "March SS: A Test for All Static Simple RAM Faults", *In Proc. of IEEE International Workshop on Memory Technology, Design, and Testing*, pp. 95-100, Bendor, France, 2002.

[6] N. Z. Haron, S.A.M. Junos, A.S.A. Aziz, "Modelling and Simulation of Microcode Built-In Self test Architecture for Embedded Memories", *In Proc. of IEEE International Symposium on Communications and Information Technologies* pp. 136-139, 2007.

[7] R. Dean Adams, "High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test", Springer US, 2003.

Vol. 1, Issue 3, pp.778-785

[8] "Xilinx ISE 6 Software Manuals and help – PDF Collection",http://toolbox.xilinx.com/docsan/xilinx7/book s/manuals.pdf

[9] A.J. van de Goor and Z. Al-Ars, "Functional Fault Models: A Formal Notation and Taxonomy", *In Proc. of IEEE VLSI Test Symposium*, pp. 281-289, 2000.

[10] Zarrineh, K. and Upadhyaya, S.J., "On Programmable memory built-in self test architectures," *Design, Automation and Test in Europe Conference and Exhibition 1999.* Proceedings, 1999, pp. 708-713

[11] Sungju Park et al, "Microcode-Based Memory BIST Implementing Modified March Algorithms", *Journal of the Korean Physical Society*, Vol. 40, No. 4, April 2002, pp. 749-753

[12] A.J. van de Goor, "Using March tests to test SRAMs", *Design & Test of Computers, IEEE*, Volume: 10, Issue: 1, March 1993 Pages: 8-14.

[13] R. Dekker, F. Beenker and L. Thijssen, "Fault Modeling and Test Algorithm Development for StaticRandom Access Memories", Proc. IEEE Int. Test Conference, Washington D.C., 1988, 343-352.

[14] R.Dekker, F. Beenker, L. Thijssen. "A realistic fault model and test algorithm for static random access memories". *IEEE Transactions on CAD*, Vol. 9(6), pp 567-572, June 1990.

[15] B. F. Cockburn: "Tutorial on Semiconductor Memory Testing" *Journal of Electronic Testing: Theory and Applications*, 5, pp 321-336 1994 Kluwer Academic Publishers, Boston.

[16] A.J. van de Goor, "Testing Semiconductor Memories, Theory and Practice" ComTex Publishing, Gouda, Netherlands.

[17] V. Schober, S. Paul, and O. Picot, "Memory built-in self-repair using redundant words," in Proc. Int. Test Conf. (ITC), Baltimore, Oct. 2001, pp. 995-1001.

[18] C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, "Built-in redundancy analysis for memory yield improvement," IEEE Trans. on Reliability, vol. 52, no. 4, pp. 386-399, Dec. 2003.

[19] J.-F. Li, J.-C. Yeh, R.-F. Huang, and C.-W. Wu, "A built-in self-repair design for RAMs with 2-D redundancies," IEEE Trans. on VLSI Systems, vol. 13, no. 6, pp. 742-745, June 2005.